(19) Europäisches Patentamt
European Patent Office
Office européen des brevets

(11) EP 0 757 476 B1

(12) **EUROPEAN PATENT SPECIFICATION**

(45) Date of publication and mention of the grant of the patent:
24.03.2004 Bulletin 2004/13

(51) Int Cl.[7]: **H04N 9/07**, H04N 9/09, H04N 5/228, H04N 3/15

(21) Application number: **96305660.1**

(22) Date of filing: **31.07.1996**

(54) **Solid state image pickup apparatus**

Halbleiter-Bildaufnahmevorrichtung

Capteur d'images à l'état solide

(84) Designated Contracting States:
DE ES FR GB IT NL

(30) Priority: **02.08.1995 JP 19747195**

(43) Date of publication of application:
05.02.1997 Bulletin 1997/06

(73) Proprietor: **CANON KABUSHIKI KAISHA**
Tokyo (JP)

(72) Inventor: **Takahashi, Hidekazu**
Tokyo (JP)

(74) Representative:
Beresford, Keith Denis Lewis et al
BERESFORD & Co.
16 High Holborn
London WC1V 6BX (GB)

(56) References cited:
EP-A- 0 481 373
EP-A- 0 576 104
US-A- 5 220 170

EP 0 757 476 B1

Printed by Jouve, 75001 PARIS (FR)

Description

[0001] The invention relates to an image pickup apparatus for obtaining an image signal and, more particularly, to a solid state image pickup apparatus of an amplifying type of a CMOS process compatible XY address type.

Related Background Art

[0002] Hitherto, a solid state image pickup device has an MOS structure which can perform a photoelectric conversion comprising a metal, an oxide, and a semiconductor and is mainly classified into an FET type and a CCD type in accordance with a moving system of a light carrier. The solid state image pickup device is used in various fields such as solar cell, imaging camera, copying machine, facsimile, and the like and properties such as conversion efficiency and integration density have been improved. As one of such amplifying type solid state image pickup apparatuses, there is a sensor of a CMOS process compatible type (hereinafter, abbreviated as a CMOS sensor). Such a type of sensor has been published in a literature such as "IEEE Transactions on Electron Device", Vol. 41, pp 452-453, 1994, or the like. Fig. 11B shows a circuit constructional diagram of a CMOS sensor. Fig. 11A shows a cross sectional view thereof. Fig. 11C shows a state diagram of charges during the accumulation of photons hv of a photoelectric converting unit. Fig. 11D shows a state diagram of charges after the photons hv were accumulated.

[0003] In Figs. 11A and 11B, reference numeral 1 denotes a photoelectric converting unit; 2 an MOS photo gate; 3 a transfer switch MOS transistor; 4 an MOS transistor for resetting; 5 a source-follower amplifier MOS transistor; 6 a horizontal selection switch MOS transistor; 7 a source-follower load MOS transistor; 8 a dark output transfer MOS transistor; 9 a light output transfer MOS transistor; 10 a dark output accumulating capacitor; 11 a light output accumulating capacitor.

[0004] Reference numeral 17 denotes a p-type well; 18 a gate oxide film; 19 first layer polysilicon; 20 second layer polysilicon; and 21 an n^+ floating diffusion region (FD). One of the features of the present sensor is that the sensor is full CMOS transistor process compatible and an MOS transistor of a pixel portion and an MOS transistor of a peripheral circuit can be formed by the same processing step, so that the number of masks and the number of processing steps can be remarkably reduced as compared with those of a CCD.

[0005] An operating method will now be simply explained. First, a positive voltage control pulse ØPG is applied in order to extend the depletion layer under the photo gate 2. The FD portion 21 is set by a control pulse ϕR to the H level and is fixed to a power source V_{DD} in order to prevent a blooming during the accumulation. When the photons hv are irradiated and carriers occur under the photo gate 2, electrons are accumulated in the depletion layer under the photo gate 2 and holes are ejected through the p-type well 17.

[0006] Since an energy barrier by the transfer MOS transistor 3 is formed among the photoelectric converting unit 1, p-type well 17, and FD portion 21, the electrons exist under the photo gate 2 during the accumulation of the photo charges (Fig. 11C). When the apparatus enters a reading mode, the control pulse ϕPG and a control pulse ϕTX are set so as to eliminate the barrier under the transfer MOS transistor 3 and to completely transfer the electrons under the photo gate 2 to the FD portion 21 (Fig. 11D). Since the complete transfer is executed, an after-image and noises are not generated in the photoelectric converting unit 1. When the electrons are transferred to the FD portion 21, an electric potential of the FD portion 21 changes in accordance with the number of electrons. By outputting a potential change to the external horizontal selection switch MOS transistor 6 through a source of the source-follower amplifier MOS transistor 5 by the source-follower operation, photoelectric converting characteristics of a good linearity can be obtained. Although kTC noises by resetting are generated in the FD portion 21, they can be eliminated by sampling and accumulating a dark output before the transfer of light carriers and by obtaining a difference between the dark output and the light output. The CMOS sensor is, therefore, characterised by low noise and a high S/N signal. since complete non-destructive reading is performed, multi-functions can be realised. Further, there are also advantages such that a high yield due to an XY address system and a low electric power consumption are obtained.

[0007] The above conventional apparatus, however, has drawbacks such that since one photo gate, four MOS transistors, and four horizontal driving lines exist for each pixel, as compared with the sensor of the CCD type, it is difficult to increase the density of pixels and the numerical aperture also is decreased.

[0008] There is also a drawback such that since the addition of the photoelectric conversion signals to perform a TV scan is executed by a peripheral circuit, the operating speed becomes slow.

[0009] It is acknowledged that it is known to use a common means of amplification amongst a group of photoelectric converting elements. US-A-5,220,170 discloses an image pickup apparatus in which groups of four MOS sensors are connected to a common operational amplifier via respective transfer transistor switches.

SUMMARY OF THE INVENTION

[0010] Embodiments of the invention realise a reduction in size of a CMOS sensor.

[0011] Embodiments of the invention realise an execution of an addition of pixel signals by a pixel unit and, further, realise a multi-function sensor which can arbitrarily execute an addition and a non-addition.

[0012] The present invention is set out in claim 1 and is characterised in that a main electrode area of the first transfer transistor, arranged on the amplifier side thereof and a main electrode area of the second transfer transistor, arranged on the amplifier side thereof are formed in common with each other as a floating diffusion, and the amplifier is constituted by an amplifier transistor, which is arranged to read out change of the signal level of the floating diffusion formed in common.

[0013] With such a construction, since it is sufficient that one set of a source-follower MOS transistor amplifier, an MOS transistor for selecting a horizontal line, and an MOS transistor for resetting are provided at a few pixel periods of time, the number of devices and the number of wirings which are occupied in each pixel can be reduced than the conventional ones, so that a fine structure can be accomplished.

[0014] Since the addition and the non-addition of the signal charges of two pixels can be easily performed according to the timing of operation of the transfer MOS transistor, embodiments of the invention can cope with various driving methods such as colour difference line sequential driving, whole pixel independent output driving, and the like.

[0015] In the solid state image pickup apparatus, the photoelectric conversion element may comprise an MOS transistor gate and a depletion layer under the gate. The MOS gate of the photoelectric converting element may be formed by the same processing steps as those of the MOS transistors of the peripheral circuit. Alternatively the photoelectric conversion element may be a pn junction photodiode. The charges of the plurality of photoelectric converting devices can be simultaneously or separately transferred to the main electrode floating diffusion portion. With such a construction, a variety of image signals can be obtained.

[0016] Other preferred features of the embodiments of the present invention will become apparent from the following detailed description and the appended claims with reference to the accompanying drawings.

BRIEF DESCRIPTION OF THE DRAWINGS

[0017]

Fig. 1 is a schematic circuit constructional diagram of the first embodiment according to the invention;
Fig. 2 is a cross sectional view of a pixel in the first embodiment according to the invention;
Fig. 3 is a timing chart (1) in the first embodiment according to the invention;
Fig. 4 is a timing chart (2) in the first embodiment according to the invention;
Fig. 5 is a schematic circuit constructional diagram of the second embodiment according to the invention;
Fig. 6 is a diagram of an on-chip color filter in the second embodiment according to the invention;
Fig. 7 is a schematic circuit constructional diagram of the third embodiment according to the invention;
Fig. 8 is a schematic circuit constructional diagram of the fourth embodiment according to the invention;
Fig. 9 is a cross sectional view of a pixel in the fourth embodiment according to the invention;
Fig. 10 is a cross sectional view of a pixel in the fifth embodiment according to the invention; and
Figs. 11A to 11D are schematic circuit constructional diagrams of a conventional solid state image pickup apparatus.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

[0018] Embodiments of the present invention will now be described in detail hereinbelow with reference to the drawings.

[0019] Fig. 1 shows a schematic circuit constructional diagram of the first embodiment according to the invention. In the diagram, although a 2-dimensional area sensor of (2 columns × 4 rows) pixels is shown, actually, the sensor is magnified and the number of pixels is increased to (1920 columns × 1080 rows) or the like, thereby raising a resolution.

[0020] In Fig. 1, reference numeral 1 denotes the photoelectric converting unit of a photoelectric converting device comprising an MOS transistor gate and a depletion layer under the gate; 2 the photo gate; 3 the transfer switch MOS transistor; 4 the MOS transistor for resetting; 5 the source-follower amplifier MOS transistor; 6 the horizontal selection switch MOS transistor; 7 the source-follower load MOS transistor; 8 the dark output transfer MOS transistor; 9 the light output transfer MOS transistor; 10 the dark output accumulating capacitor C_{TN}; 11 the light output accumulating capacitor C_{TS}; 12 a horizontal transfer MOS transistor; 13 a horizontal output line resetting MOS transistor; 14 a differential output amplifier; 15 a horizontal scanning circuit; and 16 a vertical scanning circuit.

[0021] Fig. 2 shows a cross sectional view of a pixel portion. In the diagram, reference numeral 17 denotes the p-type well; 18 the gate oxide film; 19 the first layer polysilicon; 20 the second layer polysilicon; and 21 the n^+ floating diffusion (FD) portion. The FD portion 21 is connected to another photoelectric converting unit through another transfer MOS transistor. In the diagram, the respective drains of two transfer MOS transistors 3, i.e. the main electrode areas on the amplifier side of the respective two transistors, and the FD portion 21 are commonly constructed, thereby realising a fine structure and the improvement of a sensitivity due to a reduction of a capacitance of the FD portion 21.

[0022] The operation will now be described with reference to a timing chart of Fig. 3. The timing chart relates to a case of a whole pixel independent output.

[0023] First, a control pulse ϕL is set to the high (H)

level by a timing output from the vertical scanning circuit 16 and a vertical output line is reset. Control pulses ϕR0, ϕPGqo0, and ϕPGe0 are set to the high level, the MOS transistor 4 for resetting is turned on, and the first layer polysilicon 19 of the photo gate 2 is set to the H level. At time T0, a control pulse ϕS0 is set to the H level, the selection switch MOS transistor 6 is turned on, and the pixel portions of the first and second lines are selected. The control pulse ϕR0 is subsequently set to the low (L) level, the resetting of the FD portion 21 is stopped, the FD portion 21 is set to the floating state, and a circuit between the gate and source of the source-follower amplifier MOS transistor 5 is set into a through state. After that, at time T1, a control pulse ϕTN is set to the H level, thereby allowing a dark voltage of the FD portion 21 to be outputted to the accumulating capacitor C_{TN} 10 by the source-follower operation.

[0024] Subsequently, in order to perform a photoelectric conversion output of the pixels of the first line, a control pulse ϕTXo0 of the first line is set to the H level and the transfer switch MOS transistor 3 is made conductive. After that, at time T2, the control pulse ϕPGo0 is set to the L level. In this instance, it is preferable to set to a voltage relation such as to raise a potential well extending under the photo gate 2 and to allow the light generation carriers to be perfectly transferred to the FD portion 21. Therefore, so long as the complete transfer can be performed, the control pulse ϕTX is not limited to a pulse but can be also set to a fixed electric potential.

[0025] At time T2, since the charges from the photoelectric converting unit 1 of the photodiode are transferred to the FD portion 21, the electric potential of the FD portion 21 changes in accordance with the light. In this instance, since the source-follower amplifier MOS transistor 5 is in a floating state, a control pulse ϕT_s is set to the H level at time T3 and the electric potential of the FD portion 21 is outputted to the accumulating capacitor C_{TS} 11. At this time point, the dark output and light output of the pixels of the first line have been accumulated in the accumulating capacitors C_{TN} 10 and C_{TS} 11, respectively. A control pulse ϕHC at time T4 is temporarily set to the H level, the horizontal output line resetting MOS transistor 13 is made conductive, and the horizontal output line is reset. The dark output and light output of the pixels are outputted to the horizontal output line in a horizontal transfer period of time by a scanning timing signal of the horizontal scanning circuit 15. At this time, when a differential output V_{OUT} is obtained by the differential output amplifier 14 of the accumulating capacitors C_{TN} 10 and C_{TS} 11, a signal of a good S/N ratio from which random noises and fixed pattern noises of the pixels have been eliminated is obtained. Although photo charges of pixels 30-12 and 30-22 are respectively accumulated in the accumulating capacitors C_{TN} 10 and C_{TS} 11 simultaneously with pixels 30-11 and 30-21, upon reading, a timing pulse from the horizontal scanning circuit 15 is delayed by a time corresponding to one pixel and the charges are read out to the horizontal output line and are generated from the differential output amplifier 14.

[0026] In the embodiment, although a construction such that the differential output V_{OUT} is executed in the chip has been shown, a similar effect can be also obtained even if a conventional CDS (Correlated Double Sampling) circuit is used in the outside without including such a construction into the chip.

[0027] After the light output was outputted to the accumulating capacitor C_{TS} 11, the control pulse ϕR0 is set to the H level, the MOS transistor 4 for resetting is made conductive, and the FD portion 21 is reset to the power source V_{DD}. After completion of the horizontal transfer of the first line, the second line is read out. Upon reading out the second line, control pulses ϕTXe0 and ϕPGe0 are similarly driven, high level pulses are supplied as control pulses ϕTN and ϕTS, photo charges are accumulated into the accumulating capacitors C_{TN} 10 and C_{TS} 11, and the dark output and light output are taken out, respectively. By the above driving, the reading operations of the first and second lines can be independently executed. After that, a vertical scanning circuit is made operative and the reading operations of the (2n+1)th, (2n+2)th, ... lines (n = 1, 2, ...) are similarly executed, so that the outputs of all of the pixels can be independently performed. Namely, in case of n = 1, first, a control pulse ϕS1 is set to the H level and a control pulse ϕR1 is subsequently set to the L level. After that, control pulses ϕTN and ϕTXo1 are set to the H level, a control pulse ϕPGo1 is set to the L level, a control pulse ϕTS is set to the H level, and the control pulse ϕHC is temporarily set to the H level, thereby reading out pixel signals of pixels 30-31 and 30-32, respectively. Subsequently, control pulses ϕTXe1 and ϕPGe1 are supplied and the control pulses are applied in a manner similar to those mentioned above, thereby reading out pixel signals of pixels 30-41 and 30-42, respectively.

[0028] In the embodiment, since one set of source followers are not provided for one pixel but one set of source followers are provided for two pixels, the numbers of source-follower amplifier MOS transistors 5, selection switch MOS transistors 6, and resetting MOS transistors 4 can be reduced into 1/2 of the conventional ones. Thus, the numerical aperture of the photoelectric converting unit of the pixel is improved. A fine structure due to an integration of the pixel can be realized. By commonly using the FD portion 21 for two pixels, there is no need to increase a capacitance of the gate portion of the source-follower amplifier MOS transistor 5, so that a deterioration in sensitivity can be prevented.

[0029] As another feature of the invention, a point such that the S/N ratio can be improved by adding the signals of two or more pixels in the FD portion 21 can be also mentioned. Such a construction can be realized by changing only a timing of an applying pulse without substantially changing the circuit construction. Fig. 4 shows a timing chart in case of the addition of the pixel signals of two upper and lower pixels. In Fig. 3 showing

the non-adding mode, the timings of the control pulses φTXo0 and φTXe0 and the timings of the control pulses φPGo0 and φPGe0 have been respectively shifted by a time of one pixel. However, they are the same timing in case of the addition. That is, since the pixel signals are simultaneously read out from the pixels 30-11 and 30-21, and the control pulse φTN is first set to the H level, a noise component is read out from the vertical output line. The control pulses φTXo0 and φTXe0 and the control pulses φPGo0 and φPGe0 are respectively simultaneously set to the H and L levels and are transferred to the FD portion 21. Thus, the signals of the two upper and lower photoelectric converting units 1 can be added by the FD portion 21 at the same time. Therefore, if two timings by the timing chart in Fig. 3 are prepared, for example, a mode for performing a high resolution image pickup in a bright state and, for example, in a dark state, a mode to execute a high sensitivity image pickup at a simultaneous reading timing by the timing chart of Fig. 4 can be realized by one sensor.

[0030] Although the above embodiment has been shown with respect to the example in which two photoelectric converting units are connected to the FD portion 21, a plurality of (for example, 3, 4, or the like) photoelectric converting units can be also connected. With such a structure, for example, an apparatus which can be applied to a wide field such as solid state image pickup apparatus of a high sensitivity, an apparatus of a high density, and the like can be provided by short processing steps by the CMOS process.

[0031] In the embodiment, each of the MOS transistors of a pixel portion 30 have been constructed by n type and the manufacturing steps have been simplified. However, it is also obviously possible to construct by all of the PMOS transistors by using an n-type well for a p-type substrate or vice versa.

[0032] Fig. 5 shows a schematic circuit diagram of the second embodiment according to the invention. The embodiment is characterized by providing a transfer switch 22 so that a color difference line sequential driving can be performed. In the first embodiment, although the addition of the first and second lines and the addition of the third and fourth lines can be performed, the addition of the second and third lines cannot be performed. In the embodiment, since the transfer switch 22 exists, the addition of the second and third lines can be executed.

[0033] In case of adding the second and third lines, when the first line is read out, the operation advances from time T0 to time T4 at a timing in Fig. 3 and, after that, when reading out the second line, the control pulses φTXe0 and φTXo1 and the control pulses φPGe0 and φPGe1 are simultaneously set to the H level and the low level, the control pulse φF is also set to the high level simultaneously with the control pulse φTXe0, and the other control pulses are also similarly supplied. The pixel signals of the pixels 30-21 and 30-31 are accumulated in the accumulating capacitor 11. The noise components can be cancelled and the pixel signal output V_{OUT} can be obtained. After that, the pixel signals of pixels 30-22 and 30-32 are accumulated into the accumulating capacitor 11 and a pixel signal output V_{OUT} can be obtained. Subsequently, by supplying similar control pulses with respect to the third and fourth lines and pixel signals of pixels 30-31 and 30-41 and pixel signals of pixels 30-32 and 30-42 can be sequentially read out.

[0034] Therefore, if a complementary color mosaic type filter as shown in Fig. 6 is formed on the circuit construction chip of Fig. 5, according to the scan of the NTSC system, outputs of $(C_y + M_g)$ and $(Y_e + G)$ as sums of, for example, the first and second lines and outputs of $(C_y + G)$ and $(Y_e + M_g)$ as sums of, for example, the third and fourth lines can be sequentially obtained in an ODD (odd number) field. Even in an EVEN (even number) field, outputs of $(C_y + M_g)$ and $(Y_e + G)$ as sums of, for example, the second and third lines and outputs of $(C_y + G)$ and $(Y_e + M_g)$ as sums of, for example, the third and fourth lines can be sequentially obtained. Two carrier chrominance signals of the I axis (orange and cyan system) and the Q axis (green and magenta system) in the TV scan (NTSC, HD) of the interlace scan can be easily formed.

[0035] In the embodiment as well, it will be also obviously understood that outputs of all of the pixels can be independently performed by changing a supplying timing of the drive timing. Namely, if a control pulse φF is always set to the L level, the operation of the transfer switch 22 is turned off and the pixel signals can be read out every output of each pixel in accordance with a time sequence on the basis of the timing shown in Fig. 3.

[0036] According to the embodiment, therefore, the sum signal of the pixels which are deviated by one line can be outputted. Not only the apparatus can cope with the TV scan but also the pixel signals can be time sequentially independently read out every pixel or the sum signals of two pixels can be read out. Therefore, a variety of image pickup operations can be performed in accordance with the image pickup environment.

[0037] In the embodiment, in particular, if the color difference line sequential driving (interlace, color signal addition output) system is performed, the memory and the external adding circuit which are necessary for the first embodiment become unnecessary and the conventional signal processing circuit for a CCD can be used as it is. Therefore, it is advantageous in terms of costs and an installation.

[0038] Fig. 7 shows a conceptual circuit diagram of the third embodiment according to the invention. The embodiment is characterized in that, when the pixel signals are added, a switch MOS transistor 23 which can perform not only the addition in the FD portion by the timing shown in Fig. 4 but also the addition in the photoelectric converting unit is provided.

[0039] In Fig. 7, a timing of each control pulse is similar to that in the second embodiment. After the first line was read out, even when the second and third lines are

subsequently read out, the control pulse ϕF is also set to the H level simultaneously with the control pulse $\phi TXe0$. The charges of the photoelectric converting unit 1 of the pixel 30-21 and the charges of the photoelectric converting unit 1 of the pixel 30-31 are added by making the switch MOS transistor 23 conductive. The added charges are transferred to the accumulating capacitor 11 through the source-follower MOS transistor 5 and selection switch MOS transistor 6 by making the transfer MOS transistor 3 of the pixel 30-21 conductive.

[0040] By forming the complementary color mosaic type filter shown in Fig. 6, in a manner similar to the second embodiment, outputs of $(C_y + M_g)$ and $(Y_e + G)$ as sums of, for example, the first and second lines and outputs of $(C_y + G)$ and $(Y_e + M_g)$ as sums of, for example, the third and fourth lines can be sequentially obtained in the ODD (odd number) field. Outputs of $(C_y + M_g)$ and $(Y_e + G)$ as sums of, for example, the second and third lines and outputs of $(C_y + G)$ and $(Y_e + M_g)$ as sums of, for example, the third and fourth lines can be sequentially obtained in the EVEN (even number) field.

[0041] Therefore, in the interlace driving, the addition is performed in the FD portion in the ODD field and the other charges are transferred to the other well and are added by the pixel portion in the EVEN field and the added charges are outputted to the FD portion. The above operations can be also obviously reversed in the EVEN field and the ODD field. In the embodiment, the TV scan can be performed without increasing the capacitance of the FD portion. By variably changing the timing of each control pulse, a variety of image signals can be also obtained in a manner similar to the second embodiment. Further, even in the embodiment, by executing a color difference line sequential driving in a manner similar to the second embodiment, there is an advantage such that the conventional signal processing circuit can be used as it is.

[0042] Fig. 8 shows a conceptual circuit diagram of the fourth embodiment according to the invention. The embodiment is characterized in that no photo gate is used in the photoelectric converting unit but a pn photodiode 24 is used. Fig. 9 shows a cross sectional view of a pixel. In the diagram, reference numeral 25 denotes an n-type layer having a density such that it can be perfectly formed to a depletion layer. Charges generated by the control pulse ϕTX are completely transferred to the FD portion. In this case of the embodiment as well, the addition and non-addition of signals can be executed by control pulses ϕTX even in the fourth embodiment.

[0043] The operation of Figs. 8 and 9 will be described. First, the control pulse ϕR is set to the H level and the FD portion 21 is reset to the power source voltage V_{DD}. By setting the control pulse ϕS to the H level and the dark output is accumulated in the accumulating capacitor 10. Subsequently, the control pulse $\phi TXo0$ is set to the H level and the photo charges accumulated in the pn photodiode 24 are transferred to the accumulating capacitor 11 through the source-follower MOS transistor 5 and selection switch MOS transistor 6. The noise component is cancelled by the differential output amplifier 14 and the image signal V_{OUT} is generated. By supplying control pulses corresponding to the timing in Fig. 4, the charges can be added to two pn photodiodes 24 and the added charges can be read out.

[0044] By adding the switch MOS transistor, an image output having a high efficiency in the interlace scan can be obtained in a manner similar to the second and third embodiments.

[0045] Fig. 10 shows a pixel cross sectional view of the fifth embodiment according to the invention. In the diagram, reference numeral 26 denotes a surface p^+-type layer. The fifth embodiment is characterized in that the surface p^+-type layer 26 constructs the photoelectric converting unit together with the n-type layer 25 and a pixel is formed by a buried type photodiode. With such a structure, a dark current which is generated in the surface can be suppressed. As compared with Fig. 9, since high photo charges of a good efficiency can be obtained, an image signal of a high S/N ratio and a high quality can be obtained.

[0046] According to the pixel of the structure shown in Fig. 10, a similar image output can be obtained by a timing of each control pulse which is provided in place of the pn photodiode 24 in Fig. 8 and is similar to that in the fourth embodiment.

[0047] According to the invention as described above, since a CMOS transistor type sensor in which the number of devices is reduced and a high numerical aperture and a fine structure can be obtained can be realized, there are advantages such as high yield due to an increase in integration, low costs, miniaturization of a package, and miniaturization of the optical system.

[0048] Since the addition and non-addition of the pixel signals can be realized by only a driving method, there is also an advantage such that the invention can cope with various operating methods including the conventional XY addressing function.

[0049] Many widely different embodiments of the present invention may be constructed without departing from the scope of the present invention. It should be understood that the present invention is not limited to the specific embodiments described in the specification, except as defined in the appended claims.

Claims

1. A solid state image pickup apparatus comprising a plurality of units, each unit comprising:

   a plurality of photoelectric conversion elements (1;24);

   an amplifier (5) arranged in common among said plurality of photoelectric conversion elements and adapted to amplify and output signals output from said plurality of photoelectric

conversion elements;
a first transfer transistor (3) adapted to transfer to said amplifier a signal produced in a first photoelectric conversion element included in said plurality of photoelectric conversion elements; and
a second transfer transistor (3) adapted to transfer to said amplifier a signal produced in a second photoelectric conversion element included in said plurality of photoelectric conversion elements; wherein
a main electrode area (21) of said first transfer transistor, arranged on the amplifier side thereof and a main electrode area (21) of said second transfer transistor, arranged on the amplifier side thereof are formed in common with each other as a floating diffusion, and said amplifier is constituted by an amplifier transistor, which is arranged to read out change of the signal level of the floating diffusion (21) formed in common.

2. An apparatus according to claim 1, wherein said photoelectric conversion element (1) comprises an MOS transistor gate (2:17,18,19) and a depletion layer under said gate.

3. An apparatus according to claim 2, wherein said MOS transistor (17-19) gate of said photoelectric conversion element is formed by a same processing step as that of an MOS transistor (7-9,12,13) of a peripheral circuit.

4. An apparatus according to claim 1, wherein said photoelectric conversion element (24) is a pn junction photodiode.

5. An apparatus according to claim 1, wherein the charges of a plurality of said photoelectric conversion elements can be simultaneously or separately transferred to said floating diffusion.

6. An apparatus according to claim 1, each unit being arranged whereby charges of at least two said photoelectric conversion elements (1;24) can be added to said floating diffusion.

7. An apparatus according to claim 1, including a complementary colour mosaic pattern filter and having a control circuit whereby upon reading of said photoelectric conversion elements, an image signal from a complementary colour mosaic pattern is obtained synchronously with ODD and EVEN fields by an interlace scan.

8. An apparatus according to claim 1, wherein each of said plurality of units includes a respective selection transistor (6) arranged in common among said plurality of photoelectric conversion elements (1;24) and adapted to select the respective unit to read out a signal.

9. An apparatus according to either of claims 1 or 8, wherein each of said plurality of units includes a reset transistor (4) arranged in common among said plurality of photoelectric conversion elements and adapted to supply a reset signal to the floating diffusion (21), a first driving means (16) having a first mode for reading out from said amplifier transistor the change of the signal level of the floating diffusion, caused by reset of the floating diffusion, in an off-state of said transfer transistor and a second mode for reading out from said amplifier transistor the change of the signal level of the floating diffusion, caused by the signal produced in the photoelectric conversion element, in an on-state of said transfer transistor, and differential means (14) for generating the difference between a signal read out in the first mode and a signal read out in the second mode.

10. An apparatus according to any one or claims 1, 8 or 9, having second driving means (16) having a first mode for adding at the floating diffusion the signal produced in the first photoelectric conversion element and the signal produced in the second photoelectric conversion element and reading out the added signal, and a second mode for reading out from said amplifier transistor the signal produced in the first photoelectric conversion element and the signal produced in the second photoelectric conversion element, independently.

11. An apparatus according to any one of claims 1 or 8 to 10, wherein each of said plurality of units is so arranged that a signal produced in the photoelectric conversion element can be transferred completely to the floating diffusion.

12. An apparatus according to claim 1, wherein each of said plurality of photoelectric conversion elements is a buried type photodiode including a first semiconductor area of a first conductivity type and a second semiconductor area of a second conductivity type, formed in said first semiconductor area, said second semiconductor area of each photoelectric conversion element being extended to an area under the corresponding transfer transistor.

Patentansprüche

1. Halbleiter-Bildaufnahmevorrichtung mit einer Vielzahl von Einheiten, die jeweils umfassen:

eine Vielzahl von photoelektrischen Wandler-

elementen (1; 24),
einen für die Vielzahl der photoelektrischen Wandlerelemente gemeinsam vorgesehenen Verstärker (5) zur Verstärkung und Ausgabe der Ausgangssignale der Vielzahl von photoelektrischen Wandlerelementen,
einen ersten Übertragungstransistor (3), der zur Übertragung eines von einem ersten photoelektrischen Wandlerelement der Vielzahl von photoelektrischen Wandlerelementen erzeugten Signals zu dem Verstärker ausgestaltet ist, und
einen zweiten Übertragungstransistor (3), der zur Übertragung eines von einem zweiten photoelektrischen Wandlerelement der Vielzahl von photoelektrischen Wandlerelementen erzeugten Signals zu dem Verstärker ausgestaltet ist, wobei
ein Hauptelektrodenbereich (21) des ersten Übertragungstransistors auf dessen Verstärkerseite und ein Hauptelektrodenbereich (21) des zweiten Übertragungstransistors auf dessen Verstärkerseite gemeinsam als schwebender Diffusionsbereich ausgebildet sind und der Verstärker von einem Verstärkertransistor gebildet wird, der zum Auslesen von Änderungen des Signalpegels des gemeinsam ausgebildeten schwebenden Diffusionsbereiches (21) ausgestaltet ist.

2. Vorrichtung nach Anspruch 1, bei der das photoelektrische Wandlerelement (1) einen MOS-Transistorgatebereich (2; 17, 18, 19) und eine unter dem Gatebereich angeordnete Sperrschicht umfasst.

3. Vorrichtung nach Anspruch 2, bei der der MOS-Transistorgatebereich (17 bis 19) des photoelektrischen Wandlerelements im Rahmen des gleichen Herstellungsschritts ausgebildet wird, in dem die Ausbildung eines MOS-Transistors (7 bis 9, 12, 13) einer peripheren Schaltungsanordnung erfolgt.

4. Vorrichtung nach Anspruch 1, bei der das photoelektrische Wandlerelement (24) eine Photodiode mit einem PN-Übergang ist.

5. Vorrichtung nach Anspruch 1, bei der die Ladungen einer Vielzahl der photoelektrischen Wandlerelemente gleichzeitig oder getrennt zu dem schwebenden Diffusionsbereich übertragbar sind.

6. Vorrichtung nach Anspruch 1, bei der jede Einheit derart angeordnet ist, dass die Ladungen von zumindest zwei photoelektrischen Wandlerelementen (1; 24) dem schwebenden Diffusionsbereich zuführbar sind.

7. Vorrichtung nach Anspruch 1, bei der ein komplementäres Farbmosaikfilter und eine Steuerschaltung vorgesehen sind, durch die beim Auslesen der photoelektrischen Wandlerelemente ein Bildsignal von einem komplementären Farbmosaikmuster synchron mit ungeradzahligen und geradzahligen Teilbildern durch Zeilensprungabtastung gebildet wird.

8. Vorrichtung nach Anspruch 1, bei der jede der Vielzahl von Einheiten einen jeweiligen Wähltransistör (6) aufweist, der der Vielzahl von photoelektrischen Wandlerelementen (1; 24) gemeinsam zugeordnet und zur Auswahl der jeweiligen Einheit zum Auslesen eines Signals ausgestaltet ist.

9. Vorrichtung nach Anspruch 1 und/oder 8, bei der jede der Vielzahl von Einheiten einen Rückstelltransistor (4), der der Vielzahl von photoelektrischen Wandlerelementen gemeinsam zugeordnet und zur Zuführung eines Rückstellsignals zu dem schwebenden Diffusionsbereich (21) ausgestaltet ist, eine erste Ansteuereinrichtung (16) mit einer ersten Betriebsart, bei der die durch eine Rückstellung des schwebenden Diffusionsbereiches hervorgerufene Änderung des Signalpegels des schwebenden Diffusionsbereiches aus dem Verstärkertransistor im Sperrzustand des Übertragungstransistors ausgelesen wird, und einer zweiten Betriebsart, bei der die von dem in dem photoelektrischen Wandlerelement erzeugten Signal hervorgerufene Änderung des Signalpegels des schwebenden Diffusionsbereiches aus dem Verstärkertransistor im leitenden Zustand des Übertragungstransistors ausgelesen wird, und eine Differenzbildungseinrichtung (14) zur Bildung der Differenz zwischen einem in der ersten Betriebsart ausgelesenen Signal und einem in der zweiten Betriebsart ausgelesenen Signal aufweist.

10. Vorrichtung nach zumindest einem der Ansprüche 1, 8 oder 9, bei der eine zweite Ansteuereinrichtung (16) mit einer ersten Betriebsart, bei der das von dem ersten photoelektrischen Wandlerelement erzeugte Signal und das von dem zweiten photoelektrischen Wandlerelement erzeugte Signal in dem schwebenden Diffusionsbereich addiert und das addierte Signal ausgelesen wird, und einer zweiten Betriebsart, bei der das von dem ersten photoelektrischen Wandlerelement erzeugte Signal und das von dem zweiten photoelektrischen Wandlerelement erzeugte Signal unabhängig voneinander aus dem Verstärkertransistor ausgelesen werden, vorgesehen ist.

11. Vorrichtung nach zumindest einem der Ansprüche 1 oder 8 bis 10, bei der jede der Vielzahl von Einheiten derart ausgestaltet ist, dass ein von dem photoelektrischen Wandlerelement erzeugtes Signal vollständig zu dem schwebenden Diffusions-

bereich übertragbar ist.

12. Vorrichtung nach Anspruch 1, bei der jedes der Vielzahl von photoelektrischen Wandlerelementen von einer eingebettete Schichten aufweisenden Photodiode gebildet wird, die einen ersten Halbleiterbereich eines ersten Leitfähigkeitstyps und einen in dem ersten Halbleiterbereich ausgebildeten zweiten Halbleiterbereich eines zweiten Leitfähigkeitstyps aufweist, wobei sich der zweite Halbleiterbereich eines jeden photoelektrischen Wandlerelements bis zu einem Bereich unter dem entsprechenden Übertragungstransistor erstreckt.

Revendications

1. Dispositif de prise d'image à semiconducteurs comprenant une pluralité d'unités, chaque unité comprenant :

   une pluralité d'éléments de conversion photoélectrique (1 ; 24) ;
   un amplificateur (5) agencé en commun parmi ladite pluralité d'éléments de conversion photoélectrique, et adapté pour amplifier et délivrer en sortie des signaux délivrés en sortie de ladite pluralité d'éléments de conversion photoélectrique ;
   un premier transistor de transfert (3) adapté pour transférer audit amplificateur un signal produit dans un premier élément de conversion photoélectrique inclus dans ladite pluralité d'éléments de conversion photoélectrique; et
   un deuxième transistor de transfert (3) adapté pour transférer audit amplificateur un signal produit dans un deuxième élément de conversion photoélectrique inclus dans ladite pluralité d'éléments de conversion photoélectrique ; dans lequel
   une zone d'électrode principale (21) dudit premier transistor de transfert, agencée du côté d'amplificateur de celui-ci, et une zone d'électrode principale (21) dudit deuxième transistor de transfert, agencée du côté d'amplificateur de celui-ci, sont formées en commun l'une avec l'autre sous la forme d'une diffusion flottante, et ledit amplificateur est constitué par un transistor d'amplificateur, qui est configuré de façon à lire un changement du niveau de signal dans la diffusion flottante (21) formée en commun.

2. Dispositif selon la revendication 1, dans lequel ledit élément de conversion photoélectrique (1) comprend une grille de transistor métal-oxyde semiconducteur (MOS) (2 ; 17, 18, 19) et une couche d'appauvrissement sous ladite grille.

3. Dispositif selon la revendication 2, dans lequel ladite grille de transistor MOS (17 à 19) dudit élément de conversion photoélectrique est formée par une étape de traitement identique à celle d'un transistor MOS (7 à 9, 12, 13) d'un circuit périphérique.

4. Dispositif selon la revendication 1, dans lequel ledit élément de conversion photoélectrique (24) est une photodiode à jonction pn.

5. Dispositif selon la revendication 1, dans lequel les charges d'une pluralité desdits éléments de conversion photoélectrique peuvent être transférées simultanément ou séparément à ladite diffusion flottante.

6. Dispositif selon la revendication 1, chaque unité étant configurée de telle sorte que les charges d'au moins deux desdits éléments de conversion photoélectrique (1 ; 24) puissent être ajoutées à ladite diffusion flottante.

7. Dispositif selon la revendication 1, comprenant un filtre à motif en mosaïque à couleurs complémentaires, et comportant un circuit de commande grâce auquel, lors de la lecture desdits éléments de conversion photoélectrique, un signal d'image venant d'un motif en mosaïque à couleurs complémentaires est obtenu en synchronisme avec des demi-trames IMPAIRES et PAIRES par un balayage entrelacé.

8. Dispositif selon la revendication 1, dans lequel chacune de ladite pluralité d'unités comprend un transistor de sélection (6) respectif agencé en commun parmi ladite pluralité d'éléments de conversion photoélectrique (1 ; 24) et adapté pour sélectionner l'unité respective pour lire un signal.

9. Dispositif selon l'une ou l'autre des revendications 1 et 8, dans lequel chacune de ladite pluralité d'unités comprend un transistor de remise à zéro (4) agencé en commun parmi ladite pluralité d'éléments de conversion photoélectrique et adapté pour délivrer un signal de remise à zéro à la diffusion flottante (21), un premier moyen d'attaque (16) comportant un premier mode pour lire à partir dudit transistor d'amplificateur le changement du niveau de signal de la diffusion flottante, provoqué par la remise à zéro de la diffusion flottante, dans un état bloqué dudit transistor de transfert, et un deuxième mode pour lire à partir dudit transistor d'amplificateur le changement du niveau de signal de la diffusion flottante, provoqué par le signal produit dans l'élément de conversion photoélectrique, dans un état passant dudit transistor de transfert, et des moyens différentiels (14) pour générer la différence entre un signal lu dans le premier mode et un signal

lu dans le deuxième mode.

10. Dispositif selon l'une quelconque des revendications 1, 8 et 9, comportant des deuxièmes moyens d'attaque (16) comportant un premier mode pour ajouter à la diffusion flottante le signal produit dans le premier élément de conversion photoélectrique et le signal produit dans le deuxième élément de conversion photoélectrique et lire le signal additionné, et un deuxième mode pour lire à partir dudit transistor d'amplificateur le signal produit dans le premier élément de conversion photoélectrique et le signal produit dans le deuxième élément de conversion photoélectrique, de façon indépendante.

11. Dispositif selon l'une quelconque des revendications 1 ou 8 à 10, dans lequel chacune de ladite pluralité d'unités est configurée de telle sorte qu'un signal produit dans l'élément de conversion photoélectrique puisse être transféré complètement à la diffusion flottante.

12. Dispositif selon la revendication 1, dans lequel chacun de ladite pluralité d'éléments de conversion photoélectrique est une photodiode de type enfoui comprenant une première zone semiconductrice d'un premier type de conductivité et une deuxième zone semiconductrice d'un deuxième type de conductivité, formée dans ladite première zone semiconductrice, ladite deuxième zone semiconductrice de chaque élément de conversion photoélectrique étant étendue à une zone sous le transistor de transfert correspondant.

FIG. 1


VERTICAL SCANNING CIRCUIT
16
19
20
30-11
30-12
VDD
18
21
30-21
30-22
30-31
30-32
30-41
30-42
ØTXoo
ØPGoo
ØRo
ØTXeo
ØPGeo
ØSo
ØTXo1
ØPGo1
ØR1
ØTXe1
ØPGe1
ØS1
ØL
Vss
ØTN
ØTs
CTS
CTN
VOUT
ØHC
VHC
HORIZONTAL SCANNING CIRCUIT

FIG. 2


φR
VDD
4
5
φS
6
φTXo
φTXe
φPGo
hν
hν
φPGe
20
20
19
21
19
18
n+
17
TWO PIXELS IN Y DIRECTION / ONE UNIT
φL
7
Vss

FIG. 3



FIG. 4



FIG. 5


16
VERTICAL SCANNING CIRCUIT
ØTXoo
ØPGoo
ØRo
VDD
30-11
30-12
ØTXeo
ØPGeo
ØFo
30-21
30-22
ØSo
ØTXo1
ØPGo1
ØR1
30-31
30-32
ØTXe1
ØPGe1
30-41
30-42
ØF1
ØS1
ØL
7
Vss
ØTN
ØTS
8
9
10
11
CTS
CTN
12
VOUT
14
13
ØHC
VHC
15
HORIZONTAL SCANNING CIRCUIT

FIG. 6

Cy	Ye
Mg	G
Cy	Ye
G	Mg

FIG. 7


16
VERTICAL SCANNING CIRCUIT
ØTXo
ØPGo
ØR
ØTXe
ØPGe
ØF
ØS
VDD
30-11
30-12
30-21
30-22
30-31
30-32
30-41
30-42
ØL
Vss
ØTN
ØTs
CTS
CTN
VOUT
ØHC
VHC
HORIZONTAL SCANNING CIRCUIT

FIG. 8


16
VERTICAL SCANNING CIRCUIT
ØTXo
ØR
ØTXe
ØS
ØL
Vss
ØTN
ØTs
4
VDD
3
24
5
6
7
8
9
10
11
CTS
CTN
12
VOUT
14
ØHC
VHC
13
15
HORIZONTAL SCANNING CIRCUIT

FIG. 9


ØR
VDD
ØTXo
ØTXe
hν
hν
25
ØSo
n
n+
n
21
P-TYPE WELL

FIG. 10


ØR
VDD
ØTXo
ØTXe
hν
hν
26
25
ØS
n
n+
n
P-TYPE WELL

FIG. 11A



FIG. 11B

FIG. 11C



(AT TIME OF ACCUMULATION)

FIG. 11D



(AT TIME OF TRANSFER)